Bidirectional shift register and image display device using the same

ABSTRACT

A bidirectional shift register capable of performing a stable shift operation in both directions and an image display device using the same are provided. In forward shift operation, when reference point N 1  is at H level, (n+4)-th unit register circuit as a rear stage of the bidirectional shift register outputs pulse G(n+4) in synchronization with clock pulse V (n+4) inputted to (n+4)-th unit register circuit. A backward direction trigger signal VSTB is generated not only at the time of start of backward shift, but also, for example, in period (time t 4  to t 5 ) of one-phase clock immediately after G(n+4) is outputted in vertical blanking interval of the forward shift. The backward direction trigger signal VSTB is inputted to gate of a transistor provided to set reference point N 1  of (n+4)-th unit register circuit to H level at the time of start of the backward shift.

CROSS-REFERENCE TO RELATED APPLICATION

The present application claims priority from Japanese application JP2010-293639 filed on Dec. 28, 2010, the content of which is herebyincorporated by reference into this application.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a bidirectional shift register capableof changing the output sequence of pulses and an image display deviceusing the same to drive each of scanning lines.

2. Description of the Related Art

The improvement in resolution of an image display device is realized bythe improvement in arrangement density of pixels of a display part.Along with that, the arrangement pitch of various signal lines to supplysignals to pixel circuits becomes narrow. Gate lines provided asscanning lines of pixels are connected to a gate line drive circuit onthe side of a display area. The gate line drive circuit includes a shiftregister to sequentially output voltages, which enable writing of datato the pixel circuits, to the respective scanning lines. Along with theincrease in resolution, the reduction of a unit register circuitconstituting each stage of the shift register is also required.

In general, voltages to the gate lines are applied in a single direction(forward direction) and in the sequence from the upper to the lower sideof an image correspondingly to the input sequence of image data in avertical scanning direction. If the shift register can be driven in bothdirections (not only in a forward direction but also in a backwarddirection), the input image data can be written to the pixel circuits inthe sequence of scanning lines from the lower to the upper side. Bythis, as compared with a structure in which a frame memory or the likefor buffering image data is provided and the sequence of the image datais changed there, the direction of the image to be displayed can bechanged by a simple structure.

The shift register used in the gate line drive circuit or the likeincludes a plurality of cascade-connected unit register circuits, andbasically, the unit register circuits at respective stages sequentiallyoutput a pulse once from one end to the other end of the column of theunit register circuits in synchronization with vertical scanning or thelike.

FIG. 17 is a circuit view showing a basic structure of a unit registercircuit (see JP 2004-157508A). An output transistor M1 is connectedbetween an output terminal (GOUT[n]) of an n-th unit register circuitand a clock signal source CK. Besides, a transistor M2 is connectedbetween the terminal (GOUT[n]) and a power source VOFF. FIG. 18 is asignal waveform view for explaining the operation of the unit registercircuit (see JP 2009-272037A). When an output pulse GOUT[n−1] of thepreceding stage is inputted to the unit register circuit, a node N3 (oneend of a capacitor C) connected to the gate of M1 is connected to apower source VON, and the potential at the node N3 is raised to a High(H) level which is a potential to turn on the transistor. Besides, whenN3 is at the H level, a node N4 is connected to the power source VOFF,and is set to a Low (L) level which is a potential to turn off thetransistor, and M2 is placed in the off state. In this way, the unitregister circuit is placed in the set state, and when the clock signalCKV (CK) changes from the L level to the H level, the potential at N3 isfurther raised through the capacitor C connected between the source andthe gate of M1, and the H level of the clock signal CKV appears at theoutput GOUT[n].

On the other hand, when the clock signal CKV changes from the H level tothe L level, the potential at N3 is reduced, and the voltage of theoutput GOUT [n] is also reduced. At this time, a pulse is generated atthe latter stage output signal GOUT[n+1] in synchronization with therise of the clock signal CKVB to the (n+1)-th stage, and is inputted tothe n-th unit register circuit. The pulse of GOUT[n+1] decreases thepotential at N3 and raises the potential at N4 to place M2 in the onstate, and the output terminal is connected to VOFF. By theseoperations, the output of the pulse of the output signal GOUT[n] isended.

SUMMARY OF THE INVENTION

In order to realize bidirectional driving, both a structure used at thetime of forward direction driving and a structure used at the time ofbackward direction driving are provided in a unit register circuit, anda switch element to change those is incorporated in the unit registercircuit.

However, when the bidirectional shift register adopting the unitregister circuit as stated above is continuously driven in onedirection, the threshold voltage of the switch element shifts in thenegative direction, and the operation can become unstable.

The invention is made to solve the above problem, and it is an objectthereof to provide a bidirectional shift register capable of performinga stable shift operation in both directions and an image display deviceusing the same.

In order to solve the above problem, a bidirectional shift register ofthe invention includes a shift register part that includes N (N is aninteger of 6 or more) cascade-connected unit register circuits andoutputs an output pulse G(k) of a k-th unit register circuit (k forintegers of 1≦k≦N) in a shift sequence of one of a forward direction anda backward direction, a clock signal generation part that suppliesM-phase (M is an integer of 3 or more) clock pulses to the respectiveunit register circuits of the shift register part sequentially in theforward direction at a time of a forward shift operation of the shiftregister part or sequentially in the backward direction at a time of abackward shift operation, and a trigger signal generation part thatgenerates a forward direction trigger signal at a time of start of theforward shift and in a vertical blanking interval of the backward shift,and generates a backward direction trigger signal at a time of start ofthe backward shift and in a vertical blanking interval of the forwardshift. The k-th unit register circuit includes a forward direction setterminal, a backward direction set terminal, a forward direction resetterminal, a backward direction reset terminal, a set circuit to set apotential at a reference point to a first potential when a set signal isinputted to one of the set terminals, a reset circuit to set thepotential at the reference point to a second potential when a resetsignal is inputted to one of the reset terminals, and an output circuitto output the output pulse G(k) in synchronization with the inputtedclock pulse in a state where the reference point is at the firstpotential. When αf, αb, βf and βb are natural numbers, and αf<βb<M andαb<βf<M are established, in the set circuit of the k-th unit registercircuit, an output pulse G(k−αf) (k>αf) or the forward direction triggersignal (k≦αf) is inputted as the set signal to the forward direction setterminal, while an output pulse G(k+αb) (k≦N−αb) or the backwarddirection trigger signal (k>N−αb) is inputted as the set signal to thebackward direction set terminal. In the reset circuit of the k-th unitregister circuit, an output pulse G(k+βf) (k≦N−βf) or the forwarddirection trigger signal (k>N−βf) is inputted as the reset signal to theforward direction reset terminal, while an output pulse G(k−βb) (k>βb)or the backward direction trigger signal (k≦βb) is inputted as the resetsignal to the backward direction reset terminal.

According to an aspect of the invention, the trigger signal generationpart generates the backward direction trigger signal in a period ofβf-phase clocks immediately after the output pulse G(N) is outputted atthe time of the forward shift operation, and generates the forwarddirection trigger signal in a period of βb-phase clocks immediatelyafter the output pulse G(1) is outputted at the time of the backwardshift operation.

According to another aspect of the invention, the trigger signalgeneration part generates the backward direction trigger signal in aperiod of αf-phase clocks immediately before the output pulse G(N) isoutputted at the time of the forward shift operation, and generates theforward direction trigger signal in a period of αb-phase clocksimmediately before the output pulse G(1) is outputted at the time of thebackward shift operation.

According to another aspect of the invention, a potential of the forwarddirection trigger signal and a potential of the backward directiontrigger signal are higher than a potential of the clock pulse.

According to another aspect of the invention, the set circuit of thek-th unit register circuit includes a first forward direction switchthat is turned on when the set signal is inputted to the forwarddirection set terminal and sets the potential at the reference point tothe first potential, and a first backward direction switch that isturned on when the set signal is inputted to the backward direction setterminal and sets the potential at the reference point to the firstpotential, and the reset circuit of the k-th unit register circuitincludes a second forward direction switch that is turned on when thereset signal is inputted to the forward direction reset terminal andsets the potential at the reference point to the second potential, and asecond backward direction switch that is turned on when the reset signalis inputted to the backward direction reset terminal and sets thepotential at the reference point to the second potential

According to another aspect of the invention, the first forwarddirection switch included in the set circuit of the first unit registercircuit to the αf-th unit register circuit is a double-gate structuretransistor in which a gate terminal is connected to the forwarddirection set terminal, the second backward direction switch included inthe reset circuit of the first unit register circuit to the βb-th unitregister circuit is a double-gate structure transistor in which a gateterminal is connected to the backward direction reset terminal, thefirst backward direction switch included in the set circuit of the(N−αb+1)-th unit register circuit to the N-th unit register circuit is adouble-gate structure transistor in which a gate terminal is connectedto the backward direction set terminal, and the second forward directionswitch included in the reset circuit of the (N-βf+1)-th unit registercircuit to the N-th unit register circuit is a double-gate structuretransistor in which a gate terminal is connected to the forwarddirection reset terminal.

According to another aspect of the invention, the trigger signalgeneration part generates a forward direction auxiliary trigger signalat the time of start of the forward shift and a predetermined timing atthe time of the backward shift operation, and generates a backwardauxiliary trigger signal at the time of start of the backward shift anda predetermined timing at the time of the forward shift operation. Thefirst forward direction switch included in the set circuit of the firstunit register circuit to the αf-th unit register circuit includes afirst forward direction set transistor in which a gate terminal and adrain terminal are connected to the forward direction set terminal, anda second forward direction set transistor in which the forward directionauxiliary trigger signal is inputted to a gate terminal, a drainterminal is connected to a source terminal of the first forwarddirection set transistor, and a source terminal is connected to thereference point. The second backward direction switch included in thereset circuit of the first unit register circuit to the βb-th unitregister circuit includes a first backward direction reset transistor inwhich the backward direction auxiliary trigger signal is inputted to agate terminal, and a drain terminal is connected to the reference point,and a second backward direction reset transistor in which a gateterminal is connected to the backward direction reset terminal, a drainterminal is connected to a source terminal of the first backwarddirection reset transistor, and a source terminal is connected to apower source of the second potential. The first backward directionswitch included in the set circuit of the (N−αb+1)-th unit registercircuit to the N-th unit register circuit includes a first backwarddirection set transistor in which a gate terminal and a drain terminalare connected to the backward direction set terminal, and a secondbackward direction set transistor in which the backward directionauxiliary trigger signal is inputted to a gate terminal, a drainterminal is connected to a source terminal of the first backwarddirection set transistor, and a source terminal is connected to thereference point. The second forward direction switch included in thereset circuit of the (N−βf+1)-th unit register circuit to the N-th unitregister circuit includes a first forward direction reset transistor inwhich the forward direction auxiliary trigger signal is inputted to agate terminal, and a drain terminal is connected to the reference point,and a second forward direction reset transistor in which a gate terminalis connected to the forward direction reset terminal, a drain terminalis connected to a source terminal of the first forward direction resettransistor, and a source terminal is connected to the power source ofthe second potential.

In this aspect of the invention, the first forward direction switchincluded in the set circuit of the first unit register circuit to theαf-th unit register circuit may further include a switch to set apotential at a node, at which the source terminal of the first forwarddirection set transistor and the drain terminal of the second forwarddirection set transistor are connected, to the second potential inresponse to an output pulse of another unit register circuit. The secondbackward direction switch included in the reset circuit of the firstunit register circuit to the βb-th unit register circuit may furtherinclude a switch to set a potential at a node, at which the sourceterminal of the first backward direction reset transistor and the drainterminal of the second backward direction reset transistor areconnected, to the second potential in response to an output pulse ofanother unit register circuit. The first backward direction switchincluded in the set circuit of the (N−αb+1)-th unit register circuit tothe N-th unit register circuit may further include a switch to set apotential at a node, at which the source terminal of the first backwarddirection set transistor and the drain terminal of the second backwarddirection set transistor are connected, to the second potential inresponse to an output pulse of another unit register circuit. The secondforward direction switch included in the reset circuit of the(N−βf+1)-th unit register circuit to the N-th unit register circuit mayfurther include a switch to set a potential at a node, at which thesource terminal of the first forward direction reset transistor and thedrain terminal of the second forward direction reset transistor areconnected, to the second potential in response to an output pulse ofanother unit register circuit.

According to the invention, an image display device includes a pluralityof pixel circuits arranged in a matrix form correspondingly to aplurality of scanning lines, a plurality of gate signal lines that areprovided for the respective scanning lines and supply gate signals tocontrol writing of video data to the pixel circuits, and a gate signalline drive circuit that uses the bidirectional shift register, andgenerates the gate signal to each of the plurality of gate signal linesbased on the output pulse outputted from a unit register circuitcorrelated with the gate signal line among the plurality of unitregister circuits of the shift register part.

According to the invention, the bidirectional shift register capable ofperforming a stable shift operation in both directions and the imagedisplay device using the same can be obtained.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic view showing a structure of an image displaydevice of embodiments 1 and 2.

FIG. 2 is a schematic view showing a structure of a bidirectional shiftregister of embodiments 1 and 2.

FIG. 3 is a circuit view of an n-th unit register of the bidirectionalshift register of embodiment 1.

FIG. 4 is a timing view showing an example of various signal waveformsin a forward shift operation of the bidirectional shift register ofembodiment 1.

FIG. 5 is a timing view showing an example of various signal waveformsin a backward shift operation of the bidirectional shift register ofembodiment 1.

FIG. 6 is a timing view showing an example of various signal waveformsin the forward shift operation of the bidirectional shift register ofembodiment 1.

FIG. 7 is a timing view showing an example of various signal waveformsin the backward shift operation of the bidirectional shift register ofembodiment 1.

FIG. 8 is a timing view showing another example of various signalwaveforms in the forward shift operation of the bidirectional shiftregister of embodiment 1.

FIG. 9 is a timing view showing another example of various signalwaveforms in the backward shift operation of the bidirectional shiftregister of embodiment 1.

FIG. 10 is a timing view showing another example of various signalwaveforms in the forward shift operation of the bidirectional shiftregister of embodiment 1.

FIG. 11 is a timing view showing another example of various signalwaveforms in the backward shift operation of the bidirectional shiftregister of embodiment 1.

FIG. 12A is a circuit view of a first unit register circuit of thebidirectional shift register of embodiment 2.

FIG. 12B is a circuit view of a third unit register circuit of thebidirectional shift register of embodiment 2.

FIG. 12C is a circuit view of an n-th unit register circuit of thebidirectional shift register of embodiment 2.

FIG. 12D is a circuit view of an (n+2)-th unit register circuit of thebidirectional shift register of embodiment 2.

FIG. 12E is a circuit view of an (n+4)-th unit register circuit of thebidirectional shift register of embodiment 2.

FIG. 13 is a timing view showing an example of various signal waveformsin a forward shift operation of the bidirectional shift register ofembodiment 2.

FIG. 14 is a timing view showing an example of various signal waveformsin a backward shift operation of the bidirectional shift register ofembodiment 2.

FIG. 15A is a view showing a modified example of a structure A1 shown inFIG. 12A.

FIG. 15B is a view showing a modified example of a structure A9 shown inFIG. 12A and FIG. 12B.

FIG. 15C is a view showing a modified example of a structure B1 shown inFIG. 12E.

FIG. 15D is a view showing a modified example of a structure B9 shown inFIG. 12D and FIG. 12E.

FIG. 16A is a view showing a modified example of a structure shown inFIG. 15A.

FIG. 16B is a view showing a modified example of a structure shown inFIG. 15B.

FIG. 16C is a view showing a modified example of a structure shown inFIG. 15C.

FIG. 16D is a view showing a modified example of a structure shown inFIG. 15D.

FIG. 17 is a circuit view showing a structure of a related art unitregister circuit.

FIG. 18 is a signal waveform view for explaining the operation of therelated art unit register circuit.

DETAILED DESCRIPTION OF THE INVENTION

Hereinafter, embodiments 1 and 2 of the invention will be described withreference to the drawings.

FIG. 1 is a schematic view showing a structure of an image displaydevice 10 of embodiments 1 and 2. The image display device 10 is, forexample, a liquid crystal display. The image display device 10 includesa plurality of pixel circuits 12, a gate line drive circuit 14, a dataline drive circuit 16 and a control circuit 18.

The pixel circuits 12 are arranged in a matrix form in a display partcorrespondingly to pixels.

The gate line drive circuit 14 is connected with a plurality of gatesignal lines 20. Each of the gate signal lines 20 is connected with theplurality of pixel circuits 12 arranged in the horizontal direction (rowdirection). The gate line drive circuit 14 sequentially outputs a gatesignal to the gate signal lines 20, and enables data to be written tothe pixel circuits 12 connected to the relevant gate signal line 20.

The data line drive circuit 16 is connected with a plurality of datalines 22. Each of the data lines 22 is connected with the plurality ofpixel circuits 12 arranged in the vertical direction (column direction).The data line drive circuit 16 outputs image data for one scanning lineto the data lines 22. The data outputted to the respective data lines 22are written to the pixel circuits 12 made writable by the gate signal,and each of the pixel circuits 12 controls the amount of light emittedfrom the pixel in accordance with the written data.

The control circuit 18 controls the operation of the gate line drivecircuit 14 and the data line drive circuit 16.

The image display device 10 includes, as the gate line drive circuit 14,a gate line drive circuit 14L arranged on the left side of the displaypart and a gate line drive circuit 14R arranged on the right sidethereof. The gate line drive circuit 14R supplies gate signals to thegate signal lines 20 of odd rows, and the gate line drive circuit 14Lsupplies the gate signals to the gate signal lines 20 of even rows. Thegate line drive circuit 14 and the control circuit 18 constitute thebidirectional shift register, and can change the supply sequence of thegate signals to the gate signal lines 20 between a forward directionfrom the upper side to the lower side of the display part (directionfrom the upper to the lower side in FIG. 1) and a backward directionfrom the lower side to the upper side (direction from the lower to theupper side in FIG. 1).

FIG. 2 is a schematic view showing a structure of a bidirectional shiftregister 30 used to scan the gate signal lines 20 of the image displaydevice 10. The bidirectional shift register 30 includes a shift registerpart 32, a clock signal generation part 34 and a trigger signalgeneration part 36. The shift register part 32 is provided in the gateline drive circuit 14. The clock signal generation part 34 and thetrigger signal generation part 36 are provided in, for example, thecontrol circuit 18. The shift register part 32 includes a plurality ofcascade-connected unit register circuits 38.

FIG. 2 shows, as an example, a portion relating to the shift registerpart 32 provided in the right gate line drive circuit 14R. The gate linedrive circuit 14R sequentially drives the gate signal lines 20 of oddrows, that is, at every second row at a timing shifted by 2H (H denotesa horizontal scanning period of one row). On the other hand, the gateline drive circuit 14L sequentially drives the gate signal lines 20 ofeven rows at a timing shifted by 1H from the odd row. Although the shiftregister part 32 of the gate line drive circuit 14 on one side is drivenby four-phase clocks, as stated above, the driving is such that thephases on both sides are shifted from each other by 1H. Accordingly, theclock signal generation part 34 generates eight-phase clock signals V1to V8. In each of the clock signals, a pulse with a width of 2H isgenerated at a period of 8H, and clock signals adjacent in phase, thatis, V(j) and V(j+1) (j is a natural number of 1≦j≦7) are set to have aphase difference with a period of 1H. That is, the clock pulses adjacentin phase overlap with each other in the period of 1H in the period of 2Hin which the H level is kept. The clock signal generation part 34supplies a first set of V1, V3, V5 and V7, which is a set of signalsshifted from each other in phase by 2H, to the gate line drive circuit14R, and supplies a second set of V2, V4, V6 and V8 to the gate linedrive circuit 14L. The unit register circuit 38 at each stage iscorrelated with one clock signal (output control clock signal) of thephase to determine the timing of the output pulse of the relevant stage(unit register circuit) among the multi-phase clock signals.

The clock signal generation part 34 sequentially generates the clockpulses in the forward direction at the time of a forward shift operationof the shift register part 32, that is, in the sequence of V1, V2, . . ., V8, V1, . . . . On the other hand, the clock signal generation part 34sequentially generates clock pulses in the backward direction at thetime of a backward shift operation, that is, in the sequence of V8, V7,. . . , V1, V8, . . . . The clock signal generation part 34 supplies thegenerated clock pulses to the respective stages of the shift register32. For example, at the time of the forward shift operation, the clocksignal generation part 34 supplies, as the output control clock signals,the clock signals changed in phase for every stage in the sequence ofV1, V3, V5, V7, V1, . . . from the top stage (upper side) to the rearstage (lower side) of the gate line drive circuit 14R. In the gate linedrive circuit 14L, the sequence is V2, V4, V6, V8, V2, . . . .

The trigger signal generation part 36 generates a forward directiontrigger signal VSTF at the time of start of the forward shift, andgenerates a backward direction trigger signal VSTB at the time of startof the backward shift. Specifically, a pulse rising to the H level isgenerated in the signal VSTF at the time of start of the forward shift,and a pulse rising to the H level is generated in the signal VSTB at thetime of start of the backward shift. Further, the trigger signalgeneration part 36 generates the backward direction trigger signal VSTBin a period (vertical blanking interval in the forward shift) betweenforward shift repetition operations, and generates the forward directiontrigger signal VSTF in a period (vertical blanking interval in thebackward shift) between backward shift repetition operations (describedlater).

As already described, the shift register part 32 has the structure inwhich the plurality of unit register circuits 38 are cascade-connected.Each of the unit register circuits 38 outputs a pulse from its outputterminal. The shift register part 32 outputs a pulse in sequence fromthe top unit register circuit 38 in the forward shift operation, andoutputs a pulse in sequence from the rear unit register circuit 38 inthe backward shift operation.

As shown in FIG. 2, the plurality of unit register circuits 38 includemain stages in which the gate signal line 20 is connected to the outputterminal and dummy stages which are added to the top and the rear of thecolumn including the main stages and in which the gate signal line 20 isnot connected. The total number of stages of the shift register part 32is determined according to the number of scanning lines of the imagedisplay device 10, that is, the number of the gate signal lines 20 andthe number of stages of the top dummy stages and the rear dummy stages.In this embodiment, two dummy stages are provided at each of the top andthe rear. When the output of the n-th unit register circuit 38 of thebidirectional shift register 30 is denoted by G(n) (in this embodiment,the last end of the main stages on the side of the gate line drivecircuit 14R to drive the gate signal lines 20 of odd rows is the n-thstage), on the side of the gate line drive circuit 14R, the outputs G1,G3, G(n+2) and G(n+4) of the dummy stages are not outputted to the gatesignal lines 20, and the outputs G(5), . . . , G(n) of the main stagesare outputted to the gate signal lines 20.

Incidentally, on the side of the gate line drive circuit 14L, theoutputs G2, G4, G(n+3) and G(n+5) of the dummy stages are not outputtedto the gate signal lines 20, and the outputs G(6), . . . , G(n+1) of themain stages are outputted to the gate signal lines 20.

FIG. 2 shows the connection relation of respective input and outputterminals of the respective unit register circuits 38. Incidentally, forsimplifying notation, a clock signal is denoted by a symbol such as, forexample, V(ζ). In this notation, the clock signal V(ζ) in which thephase is denoted by the number ζ exceeding 8 means the clock signal V(ξ)denoted by the remainder ξ obtained when ζ is divided by 8.

Embodiment 1

FIG. 3 is a circuit view of the n-th unit register circuit 38 (on theside of the gate line drive circuit 14R) of the bidirectional shiftregister 30 of embodiment 1. First, the basic structure of the n-th unitregister circuit 38 as the main stage will be described with referenceto FIG. 3, and then, the structure of the unit register circuits 38 ofthe first stage, the third stage, the (n+2)-th stage and the (n+4)-thstage as the dummy stages will be described while attention is mainlygiven to different points from the basic structure.

The n-th unit register circuit 38 includes n-channel transistors T1F,T1B, T2 to T6, T7F, T7B, T9F and T9B, and capacitors C1 and C3.

The n-th unit register circuit 38 includes an output terminal NOUT(n) tooutput its own pulse G(n), and includes a forward direction set terminalNSF(n), a backward direction set terminal NSB(n), a forward directionreset terminal NRF(n) and a backward direction reset terminal NRB (n),which are terminals to which pulses of other stages or a trigger signalis inputted. The output signal G(n−2) is inputted from the (n−2)-thstage to the terminal NSF(n) of the main stage, the output signal G(n+2)is inputted from the (n+2)-th stage to the terminal NSB(n), the outputsignal G(n+4) is inputted from the (n+4)-th stage to the terminalNRF(n), and the output signal G(n−4) is inputted from the (n−4)-th stageto the terminal NRB(n). With respect to the dummy stage, there is a casewhere there are no output signals of the other corresponding stages, andin that case, a trigger signal is inputted. The dummy stage will bedescribed later in more specifically.

Besides, V(n) and V(n+4) are inputted from the clock signal generationpart 34 to the n-th unit register circuit 38.

Further, each of the unit register circuits 38 is supplied with an Llevel voltage from a power source VGPL.

The drain of the output transistor T5 is connected to the signal line ofthe output control clock signal V(n), the source thereof is connected tothe output terminal NOUT(n), and the conduction of channel is controlledaccording to the potential at a reference point N1 connected to thegate. The capacitor C1 is connected between the gate and the source ofT5. The transistor T5 and the capacitor C1 function as an output circuitto output its own output pulse G(n) in synchronization with the inputtedclock signal V(n) in a state where the node N1 as the reference point isat the H level.

Besides, the drain of the transistor T6 is connected to the outputterminal NOUT(n), the source thereof is connected to the power sourceVGPL, and the on and off is controlled according to the potential at anode N2 connected to the gate. The capacitor C3 is connected between thenode N2 and the power source VGPL.

The reference point N1 is connected to the terminals NSF(n) and NSB(n)through the diode-connected transistors T1F and T1B respectively. Thetransistors T1F and T1B function as a set circuit to set the referencepoint N1 to the H level when an output pulse of another stage isinputted to the terminal NSF(n) or NSB(n).

The transistors T2, T9F and T9B connected between the reference point N1and the power source VGPL in parallel to each other function as switchelements to turn on and off between N1 and VGPL. The gate of T2 isconnected to the node N2, the gate of T9F is connected to the terminalNRF(n), and the gate of T9B is connected to the terminal NRB(n). Whenthe potential at any one of N2, NRF(n) and NRB(n) becomes the H level,the potential at the reference point N1 is set to the L level.Particularly, the transistors T9F and T9B function as a reset circuit toset the reference point N1 to the L level when an output pulse ofanother stage is inputted to the terminal NRF(n) or NRB(n).

Here, the node N2 is set to the H level in a period other than a periodin which the reference point N1 is set to the H level. Since thetransistor T2 is turned on in a period in which the node N2 is at the Hlevel, the transistor is in a conduction state for a relatively longtime. As a result, a threshold voltage Vth(T2) of the transistor T2shifts in a positive direction, and the ability of T2 to fix thereference point at the L level is reduced. On the other hand, also in aperiod other than the set period of the reference point N1 (outputperiod of the n-th stage), the pulse of the clock signal V(n) is appliedto the drain of T5, and the pulse serves to raise the potential at N1through a capacity Cgd between the gate and the drain of T5.Particularly, as described later, at least the size of the transistor T5of the main stage is required to be increased, and Cgd also becomeslarge along with that, and the rise of the potential at the referencepoint N1 also becomes large. Then, T9F and T9B are provided and N1 issuitably reset to the L level.

The node N2 is connected to the signal line of the clock signal V(n+4)through diode-connected T3. When the potential of the clock signalV(n+4) becomes the H level, the transistor T3 sets the potential at thenode N2 to the H level. Incidentally, also when the potentials of allclock signals are set to the H level, the potential at the node N2 canbe set to the H level.

The transistors T4, T7F and T7B connected between the node N2 and thepower source VGPL in parallel to each other function as switch elementsto turn on and off between N2 and VGPL. The gate of T4 is connected toN1, the gate of T7F is connected to the terminal NSF(n), and the gate ofT7B is connected to the terminal NSB(n). When the potential at any oneof N1, NSF(n) and NSB(n) becomes the H level, the potential at the nodeN2 is set to the L level.

Next, the unit register circuit 38 of the dummy stage will be described.As described above, with respect to the dummy stage, there is a casewhere there are no output signals of other stages to supply outputpulses to the terminals NSF, NSB, NRF and NRB. Specifically, theterminals where there are no output signals from other stages includeNSF of the first stage, NRB of the first and the third stage, NSB of the(n+4)-th stage, and NRF of the (n+2)-th and the (n+4)-th stage.

Among these, the set terminals NSF and NSB are used to input signals toset the reference point N1 to the H level as the preparation ofgenerating the output pulse. Then, at the time of start of the forwardshift, the pulse of the forward direction trigger signal VSTF isinputted to NSF of the first stage from the trigger signal generationpart 36. Besides, at the time of start of the backward shift, the pulseof the backward direction trigger signal VSTB is inputted to NSB of the(n+4)-th stage.

On the other hand, the reset terminals NRF and NRB are used to inputsignals to reset the reference point N1 to the L level after the outputpulse is generated. The reference point N1 is reset to the L level, sothat it is avoided that an output pulse is generated by the pulse of anoutput control clock signal inputted thereafter. Here, the output of thedummy stage is not used to drive the gate signal line 20. Besides, theoutputs of the (n+2)-th and the (n+4)-th stage, which are the dummystages after the generation of the output pulses of the main stages isended in the forward shift, and the outputs of the first and the thirdstage, which are the dummy stages after the generation of the outputpulses of the main stages is ended in the backward shift, are not usedas signals to set the reference points N1 of other stages. Accordingly,in the dummy stage operating at the end of each of the shift operations,even if the output pulse is repeatedly generated according to therepetition of the clock pulse, there is no specific problem. Then, it issufficient if a signal of the H level is inputted to the terminals NRFof the (n+2)-th and the (n+4)-th stage in the forward shift and theterminals NRB of the first and the third stage in the backward shiftbefore the shift operation for the next frame is started, and thereference point N1 of the stage is placed in the reset state. As anexample, in this embodiment, the forward direction trigger signal VSTFis inputted to NRF of the (n+2)-th and the (n+4)-th stage, and thebackward direction trigger signal VSTB is inputted to NRB of the firstand the third stage.

In the main stage, the output terminal NOUT is connected with the gatesignal line 20 and the plurality of pixel circuits 12 as the driveobject load. The drive object load becomes large according to theincrease of the length of the gate signal line 20 due to the enlargementof the screen, and the increase of the number of the pixel circuits 12connected to the gate signal line 20 due to the increase in resolution.The output transistor T5 of the main stage is required to have thedriving ability corresponding to the load, and for example, the gatewidth (channel width) is designed to be large. For example, T5 of themain stage is designed to have a large channel width of about 5000 μm.On the other hand, since the dummy stage is not connected to the gatesignal line 20, the driving ability of the output transistor T5 is setto be lower than that of the main stage. For example, the channel widthof T5 of the dummy stage is set to about 500 μm which is 1/10 of thechannel width of T5 of the main stage. As stated above, the size of thetransistor T5 of the dummy stage is decreased, and the unit registercircuit 38 of the dummy stage can be reduced. Besides, the powerconsumption of the dummy stage is reduced.

In the above, the structure of the gate line drive circuit 14 isdescribed while the right gate line drive circuit 14R to drive the gatesignal lines 20 of odd rows is used as an example. The structure of theleft gate line drive circuit 14L to drive the gate signal lines 20 ofeven rows is the same as that on the right side.

Next, the operation of the bidirectional shift register 30 will bedescribed. FIG. 4 is a timing view showing an example of various signalwaveforms in the forward shift operation.

The forward shift starts when the trigger signal generation part 36generates the pulse of the forward direction trigger signal at the topof the image signal of one frame (time t0, t1). The trigger signalgeneration part 36 generates the pulse of the forward direction triggersignal VSTF for driving odd rows at time t0, and then generates thepulse of the forward direction trigger signal VSTF2 for driving evenrows at time t1 delayed by a period of 1H (time t1). On the other hand,the backward direction trigger signal VSTB for driving odd rows and thebackward direction trigger signal VSTB2 for driving even rows are fixedto the L level until the vertical blanking interval of the forwardshift.

The clock signal generation part 34 sequentially generates pulses in theforward direction at the time of the forward shift operation as alreadydescribed. That is, the pulse of the clock signal V(j+1) is raised laterthan the rise of the pulse of the clock signal V(j) by 1H, and the pulseof the clock signal V1 is raised later than the rise of the pulse of theclock signal V8 by 1H.

Here, first, the forward shift operation of the unit register circuit 38of the main stage (n-th stage) of the gate line drive circuit 14R willbe described.

Before the operation of the n-th stage, the first, third, . . . ,n−4)-th and (n−2)-th stage are sequentially operated, and the pulse witha width of 2H is sequentially outputted with a phase difference of 2H.When the pulse of the output signal G(n−2) of the (n−2)-th stage isinputted to the terminal NSF(n) (time t2), the reference point N1 is setto a potential (VGH-Vth(T1F)) corresponding to the H level, T5 is turnedon, and the inter-terminal voltage of the capacitor C1 is set to thepotential. At this time, T4 is turned on, and the node N2 is set to theL level. Besides, at this time, T7F is also turned on, so that the nodeN2 is set to the L level more quickly than the case of only T4. Thepotential at the node n2 is stored in the capacitor C3. Since the nodeN2 is at the L level, T2 and T6 are in the off state.

The output pulse of the (n−2)-th stage is generated in synchronizationwith the pulse of the clock V(n−2) (pulse rising earlier than the clockV(n) by 2H), and the pulse of the clock signal V(n) is inputted to then-th stage at time t3 later than time t2 by 2H. The pulse of the clocksignal V(n) raises the source potential of T5. Then, the potential at N1is further raised by the bootstrap effect, and the pulse of the clocksignal V(n) becomes the pulse of the signal G(n) without potentialreduction and is outputted from the terminal NOUT(n). The pulse of thesignal G(n) is inputted to the terminal NSF of the (n+2)-th stage, andN1 of the stage is set to the H level.

When the pulse of the clock signal V(n) falls at time t4, the pulse ofthe signal G(n) also falls. On the other hand, the potential at thereference point N1 is kept at the H level.

At the time t4, the (n+2)-th stage outputs the pulse of the signalG(n+2) in synchronization with the clock signal V (n+2). The (n+4)-thstage receiving the pulse output of the (n+2)-th stage outputs the pulseof the signal G(n+4) at time t5 later than time t4 by 2H. As statedabove, each stage outputs the pulse of the stage later than the pulseoutput of the preceding stage by 2H.

When the pulse of the signal G(n+4) is inputted to the terminal NRF ofthe n-th stage at time t5, T9F is turned on, and the reference point N1is reset to the L level. At the same time, T3 is also turned on by theclock signal V(n+4), and the node N2 is raised to the H level. As aresult, T6 is turned on, and the output terminal NOUT(n) is connected tothe power source VGL.

Incidentally, T3 is periodically turned on also at timing other thantime t5 by the clock signal V(n+4), and the node N2 is excellently keptat the H level in a period other than the period in which the referencepoint N1 is placed in the set state. By this, NOUT(n) is kept at the Llevel in a period other than the period in which the reference point N1is set to the H level.

By the above operation, the pulse is inputted from the (n−4)-th stage tothe terminal NRB (n) in the period of 2H earlier than time t2, and T9Bis turned on. However, since the period is before the reference point N1is set to the H level by the pulse input to the terminal NSF (n) fromthe (n−2)-th stage, an influence is not given to the foregoingoperation. Besides, in the period of 2H from time t4 to time t5, thepulse is inputted from the (n+2)-th stage to the terminal NSB(n), andthe potential of the H level is applied from the terminal NSB (n) to thereference point N1 through T1B. However, since the period is before thereference point N1 is reset to the L level by the pulse input to theterminal NRF(n) from the (n+4)-th stage, an influence is not given tothe foregoing operation.

Besides, the timing when the reference point N1 is set to the H level isafter the pulse earlier than the pulse at time t3 by one period amongthe plural pulses of the clock signal V(n), and the timing when thereference point N1 is reset to the L level is before the pulse generatedafter one period. Thus, the pulse output from the terminal NOUT (n)occurs only once in synchronization with the clock pulse at time t3.

As stated above, the main stage receives the output pulse of the stageone stage before its own stage to place the reference point N1 in theset state, and receives the output pulse of the stage two stages afterits own stage to place the reference point N1 in the reset state. Inthis point, the stage one stage before does not exist for the dummystage of the first stage. Then, as already stated, the first stage isconstructed such that the pulse of the forward direction trigger signalVSTF is inputted to the terminal NSF. The first stage receives the pulseof the signal VSTF generated at time t0, and the reference point N1 isset to the H level. The operation of the first stage thereafter is thesame as that of the n-th stage described above. Besides, in the dummystages of the (n+2)-th and the (n+4)-th stage, there is no stage twostages after. Then, as already stated, the (n+2)-th and the (n+4)-thstage are constructed such that the pulse of the forward directiontrigger signal VSTF is inputted to the terminal NRF. The reference pointN1 of the (n+2)-th and the (n+4)-th stage is set to the H level at theend of the forward shift operation of one frame, and then is reset tothe L level by receiving the pulse of the signal VSTF generated at thetime of start of the next frame.

In the above, the forward shift operation of each stage of the gate linedrive circuit 14R is described. The forward shift operation of eachstage of the gate line drive circuit 14L is the same as that of thecorresponding stage of the gate line drive circuit 14R. However, therespective stages of the gate line drive circuit 14L perform therespective operations later than the corresponding stage of the gateline drive circuit 14R by 1H.

FIG. 5 is a timing chart showing an example of various signal waveformsin the backward shift operation.

The backward shift is started when the trigger signal generation part 36generates the pulse of the backward direction trigger signal at the topof the image signal of one frame (time t0, t1). The trigger signalgeneration part 36 generates the pulse of the backward direction triggersignal VSTB2 for driving even rows at time t0, and then generates thepulse of the backward direction trigger signal VSTB for driving odd rowsat time t1 delayed by the period of 1H (time t1). On the other hand, theforward direction trigger signal VSTF for driving odd rows and theforward direction trigger signal VSTF2 for driving even rows are fixedto the L level until the vertical blanking interval of the backwardshift.

The clock signal generation part 34 sequentially generates pulses in thebackward direction at the time of the backward shift operation asalready described. That is, the pulse of the clock signal V(j) is raisedlater than the rise of the pulse of the clock signal V(j+1) by 1H, andthe pulse of the clock signal V8 is raised later than the rise of thepulse of the clock signal V1 by 1H.

In the unit register circuit 38 of each stage of the shift register part32, the circuit structure is such that a portion relating to theterminal NSF and a portion relating to the terminal NSB are symmetricalto each other, and a portion relating to the terminal NRF and a portionrelating to the terminal NRB are symmetrical to each other.Specifically, when the number of phases of the four-phase clock used fordriving of the gate line drive circuit 14 on one side is considered, inboth the forward shift operation and the backward shift operation, theunit register circuit 38 of each stage is constructed such that thereference point N1 is placed in the set state when the terminal NSBreceives the output pulse generated earlier than its own stage by onephase of the clock, that is, the period of 2H, and the reference pointN1 is placed in the reset state when the terminal NRB receives theoutput pulse generated later than its own stage by two phases of theclock, that is, 4H. Besides, both ends of the shift register part 32,that is, the top dummy stage and the rear dummy stage are symmetrical toeach other with respect to the inversion of the shift direction.Specifically, the top dummy stage in the backward shift operationfunctions similarly to the rear dummy stage in the forward shiftoperation, and the rear dummy stage in the backward shift operationfunctions similarly to the top dummy stage in the forward shiftoperation. Thus, if the control circuit 18 changes the trigger signaland changes the sequence of generating the clock pulse, the shiftregister part 32 performs the backward shift operation in the sameoperation as the forward shift.

For example, in the (n+4)-th stage of the gate line drive circuit 14R,the pulse of the backward direction trigger signal VSTB is inputted tothe terminal NSB at time t1, and the reference point N1 is set to the Hlevel, and then, the pulse is generated in the output signal G(n+4) insynchronization with the pulse of the clock signal V(n+4) generatedfirst. After that, pulses are sequentially outputted from the respectivestages in the direction opposite to the forward shift operation.

In the above, the backward shift operation is described while the gateline drive circuit 14R is used as an example. The backward shiftoperation of each stage of the gate line drive circuit 14L is the sameas the corresponding stage of the gate line drive circuit 14R. However,the respective stages of the gate line drive circuit 14L perform therespective operations earlier than the corresponding stages of the gateline drive circuit 14R by 1H.

Here, when its own stage is the base point, another stage to input thepulse to the reset terminal NRF is set to the stage farther than anotherstage to input the pulse to the set terminal NSB, and another stage toinput the pulse to the reset terminal NRB is set to the stage fartherthan another stage to input the pulse to the set terminal NSF. Accordingto this structure, at the time of the forward shift operation, thepulses inputted to the terminals NSB and NRB relating to the backwardshift operation do not influence the forward shift operation. Similarly,at the time of the backward shift operation, the pulses inputted to theterminals NSF and NRF relating to the forward shift operation do notinfluence the backward shift operation. Thus, for example, it is notnecessary to provide such a switch that only the inputs of the terminalsNSF and NRF are selectively received at the time of the forward shiftoperation, while only the inputs of the terminals NSB and NRB areselectively received at the time of the backward shift operation. Thatis, the shift register part 32 and the unit register circuit 38constituting that can be constructed such that the basic circuitstructure is not changed over between the forward shift and the backwardshift. Since a transistor used as a changing-over switch is notrequired, the circuit structure of the unit register circuit 38 becomessimple, and its size can be easily reduced. Besides, signal lines tosupply changing-over signals to the transistors of the respective stagesare not required to be arranged along the shift register part 32, theincrease in size of the gate line drive circuit 14 in the horizontaldirection can be suppressed.

Incidentally, as described in the forward shift operation, T3 is turnedon by using the clock signal and the node N2 is raised to the H level insynchronization with the operation of resetting the reference point N1.In this embodiment, the clock to drive the gate line drive circuit 14 onone side has four phases, and for example, in the unit register circuit38 of the n-th stage as the main stage on the side of the gate linedrive circuit 14R, the reference point N1 is reset at timing delayed bytwo phases of the clock from the output control clock signal V(n) to theoutput transistor T5 of its own stage. The clock signal to turn on T3 atthe timing of the reset of the reference point N1 is V(n+4) in theforward shift, and is V(n−4) in the backward shift, and these have thesame phase. That is, in this embodiment, the clock signal to control T3is also not required to be changed over between the forward shift andthe backward shift.

In the embodiment, each of the gate line drive circuits 14L and 14R isfour-phase driven, the outputs of the (k−2)-th stage, the (k−1)-thstage, the (k+1)-th stage and (k+2)-th stage are basically inputted tothe unit register circuit 38 of the k-th stage in each of the gate linedrive circuits 14L and 14R, the reference point N1 is set to the H levelby the output pulses of the (k−1)th stage and the (k+1)-th stage, andthe reference point N1 is reset to the L level by the output pulses ofthe (k−2)-th stage and the (k+2)-th stage. Consequently, thebidirectional shift register can be realized in which the circuitstructure is not basically required to be changed over between theforward shift and the backward shift. Besides, in the structure asstated above, after the output pulse of each stage falls, the H level ofthe reference point N1 is reset to the L level. That is, after the endof the output pulse of each stage, a subsequent set period is providedin which the reference point N1 of the stage is kept in the set state.Since this subsequent set period exists, the operation of thebidirectional shift register of the invention is not such that thepotential at the reference point N1 is abruptly reduced from thepotential higher than the H level to the L level, and the transistor T6is turned on. Thus, an unstable operation due to a timing shift ofrespective signals or waveform deformation, such as occurrence of athrough current, is hard to occur.

Incidentally, no limitation is made to the structure of the aboveembodiment. In general, a structure may be made such that a clock signalto drive the shift register part 32 has M phases (M is an integer of 3or more), and when αf, αb, βf and βb are natural numbers of αf<βb<M andαb<βf<M, outputs of (k−βb)-th stage, (k−αf)-th stage, (k+αb)-th stageand (k+βf)-th stage are inputted to the k-th unit register circuit 38,the reference point N1 is set to the H level by output pulses of the(k−αf)-th stage and the (k+αb)-th stage, and the reference point N1 isreset to the L level by output pulses of the (k−βb)-th stage and the(k+βf)-stage. Also in the above structure, the bidirectional shiftregister as described above can be realized in which changing-over ofthe circuit structure is not basically required and the operationstability is improved.

Incidentally, from the condition of αf<βb and αb<βf, βf and βb are 2 ormore, and from this condition, N is 3 or more. However, as in theembodiment, in the bidirectional shift register in which the dummystages of the βb stages are provided at the top, and the dummy stages ofthe βf stages are provided at the rear, at least two stages are requiredas the main stages in order to perform the forward shift and thebackward shift, and accordingly, N is 6 or more.

Incidentally, similarly to the foregoing dummy stage, there is a casewhere a signal other than an output pulse of another stage is inputtedto the terminals NSF, NSB, NRF and NRB of the unit register circuits 38on both ends of the shift register part 32 in this general case.Specifically, in the bidirectional shift register having N stages, theforward direction trigger signal is inputted to the terminal NSF of thefirst to the αf-th stage, and the reference point N1 is set to the Hlevel by the signal at the time of start of the forward shift. Besides,the backward direction trigger signal is inputted to the terminal NSB ofthe (N−αb+1) to the N-th stage, and the reference point N1 is placed inthe set state by the signal at the time of start of the backward shift.Besides, the forward direction trigger signal can be used as the resetsignal inputted to the terminal NRF of the (N−βf+1)-th to the n-thstage. The backward direction trigger signal can be used as the resetsignal inputted to the terminal NRB of the first to the βb-th stage.

The number αf corresponds to “preceding set period” from a time when thereference point N1 is set in the forward shift operation to a time whenthe output pulse rises, and αb corresponds to “preceding set period” inthe backward shift operation (βf corresponds to “subsequent set period”in the forward shift operation, and βb corresponds to “subsequent setperiod” in the backward shift operation). If the preceding set periodbecomes long, the potential of N1 kept by the capacitor C1 is reduced byleakage current of T9F or T9B, and there can occur a disadvantage thatat the time of input of the clock pulse to the drain of T5, the gate ofT5 does not reach a potential sufficient for the pulse output from theterminal NOUT. Then, for example, if the capacity of the capacitor C1 isnot very large and there is a fear of the foregoing disadvantage, astructure is preferable in which as in the above embodiment, aαf and αbare set to 1, and the preceding set period is made short.

Besides, from the viewpoint that the operations of the image displaydevice 10 in the forward shift operation and the backward shiftoperation are made symmetrical, αf=αb and βf=βb are preferable.

In the above embodiment of M=4, and βf=βb=2, as stated above, the clocksignal used as the control signal of T3 can be made common to theforward shift operation and the backward shift operation. The structurein which the control of T3 is performed by the clock signal common toboth directions as stated above is realized when βf+βb=M is established.

Incidentally, in the above embodiment, if the backward direction triggersignal VSTB is fixed to the L level in the forward shift operation, inthe forward shift operation, T9B, the gate of which is connected to thebackward direction reset terminal NRB of the first to the βb-th stage,is kept in the off state, and T1B and T7B, the gates of which areconnected to the backward direction set terminal NSB of the (N−αb+1)-thto the N-th stage, are also kept in the off state. Besides, if theforward direction trigger signal VSTF is fixed to the L level in thebackward shift operation, in the backward shift operation, T9F, the gateof which is connected to the forward direction reset terminal NRF of the(N−βf+1)-th to the N-th stage, is kept in the off state, and T1F andT7F, the gates of which are connected to the forward direction setterminal NSF of the first to the αf-th stage, are also kept in the offstate.

As stated above, the transistor which is kept in the off state for along time by application of voltage between the drain and the source cancause a change in transistor characteristic, called Vth shift.Specifically, in the n-channel transistor, the threshold voltage Vthshifts in the negative direction and is reduced, and leakage current isliable to occur. The Vth shift becomes a problem especially in an a-Sithin film transistor (TFT). For example, it is known that when thetransistor, which caused the Vth shift, is once turned on and a currentflows, the Vth shift can be resolved.

Then, in the driving method of the shift register part 32 in theembodiment, when the forward shift is repeated over a plurality offrames, the trigger signal generation part 36 changes the backwarddirection trigger signal VSTB for driving odd rows and the backwarddirection trigger signal VSTB2 for driving even rows to the H level inthe period (vertical blanking interval of the forward shift) between therepetition operations, and turns on T1B, T7B and T9B. On the other hand,when the backward shift is repeated, the trigger signal generation part36 changes the forward direction trigger signal VSTF for driving oddrows and the forward direction trigger signal VSTF2 for driving evenrows to the H level in the period (vertical blanking interval of thebackward shift) between repetition operations, and turns on T1F, T7F andT9F. By this, in the dummy stage, the reduction of the potential at thereference point N1 due to the leakage of current from T1F, T7F, T9F orT1B, T7B, T9B can be suppressed, and the shift operation of the shiftregister part 32 can be stabilized.

Here, an example of timing when the backward direction trigger signalsVSTB and VSTB2 are changed to the H level at the time of the forwardshift operation and an example of timing when the forward directiontrigger signals VSTF and VSTF2 are changed to the H level at the time ofthe backward shift operation will be described with reference to FIG. 6to FIG. 9.

FIG. 6 and FIG. 7 are timing views respectively showing an example ofvarious signal waveforms in the forward shift operation and the backwardshift operation. In the forward shift operation, it is desirable thatthe backward direction trigger signals VSTB and VSTB2 are set to the Hlevel at a timing immediately after the unit register circuit 38 of therear stage of each of the gate line drive circuits 14R and 14L generatesthe output pulse. For example, in the gate line drive circuit 14R, ifthe backward direction trigger signal VSTB is set to the H level in the2H period (subsequent set period) from time t4 to t5 shown in FIG. 6,the gate potential becomes temporarily (at least at a timing when thepotential at the reference point N1 falls) higher than the source-drainpotential of T9B of the first and the third stage and T1B and T7B of the(n+4)-th stage. Accordingly, the Vth shift of those can be resolved. Theperiod in which the backward direction trigger signal VSTB is set to theH level is not required to be the whole of the 2H period from time t4 tot5, and may be a period including at least the timing when the potentialat the reference point N1 falls. On the other hand, in the backwardshift operation, it is desirable that the forward direction triggersignals VSTF and VSTF2 are set to the H level at a timing immediatelyafter the first stage of each of the gate line drive circuits 14R and14L generates the output pulse. For example, in the gate line drivecircuit 14R, if the forward direction trigger signal VSTG is set to theH level in the 2H period (subsequent set period) from time t4 to t5shown in FIG. 7, the gate potential becomes temporarily (at least at atiming when the potential at the reference point N1 falls) higher thanthe source-drain potential of T1F and T7F of the first stage and T9F ofthe (n+2)-th and the (n+4)-th stage. Accordingly, the Vth shift of thosecan be resolved. The period in which the forward direction triggersignal VSTF is set to the H level is not required to be the whole of the2H period from time t4 to t5, and may be a period including at least thetiming when the potential at the reference point N1 falls.

FIG. 8 and FIG. 9 are timing views respectively showing another exampleof various signal waveforms in the forward shift operation and thebackward shift operation. In the forward shift operation, the backwarddirection trigger signals VSTB and VSTB2 may be set to the H level at atiming immediately before the unit register circuit 38 of the rear stageof each of the gate line drive circuits 14R and 14L generates the outputpulse. For example, in the gate line drive circuit 14R, if the backwarddirection trigger signal VSTB is set to the H level in the 2H period(preceding set period) from time t2 to t3 shown in FIG. 8, the gatepotential becomes temporarily (at least at a timing when the potentialat the reference point N1 falls) higher than the source-drain potentialof T9B of the first and the third stage, and T1B and T7B of the (n+4)-thstage. Accordingly, the Vth shift of those can be resolved. On the otherhand, in the backward shift operation, the forward direction triggersignals VSTF and VSTF2 may be set to the H level at a timing immediatelybefore the first stage of each of the gate line drive circuits 14R and14L generates the output pulse. For example, in the gate line drivecircuit 14R, if the forward direction trigger signal VSTF is set to theH level in the 2H period (preceding set period) from time t2 to t3 shownin FIG. 9, the gate potential becomes temporarily (at least at a timingwhen the potential at the reference point N1 falls) higher than thesource-drain potential of T1F and T7F of the first stage, and T9F of the(n+2)-th and the (n+4)-th stage. Accordingly, the Vth shift of those canbe resolved.

Besides, in the forward shift operation, as shown in FIG. 10, the Hlevel (VVSTB, VVSTB2) of the backward direction trigger signals VSTB andVSTB2 may be made higher than the H level (VVn) of the clock signals V1to V8. On the other hand, in the backward shift operation, as shown inFIG. 11, the H level (VVSTF, VVSTF2) of the forward direction triggersignals VSTF and VSTF2 may be made higher than the H level (VVn) of theclock signals V1 to V8. Since the potential at the reference point N1 isequal to or lower than the potential of the clock signals V1 to V8 (N1potential≦preceding stage output potential≦clock signal potential), theVth shift of T1F, T7F, T9F or T1B, T7B, T9B can be more certainlyresolved by this.

Further, the unit register circuit is not limited to one shown in FIG.3, and may be made to have another circuit structure including a forwarddirection set terminal NSF, a backward direction set terminal NSB, aforward direction reset terminal NRF, a backward direction resetterminal NRB, a set circuit to set a potential at a reference point to afirst potential when a set signal is inputted to one of the terminalsNSF and NSB, a reset circuit to set the potential at the reference pointto a second potential when a reset signal is inputted to one of theterminals NRF and NRB, and an output circuit to output a pulse in anoutput signal in synchronization with a clock pulse inputted to the unitregister circuit in a state where the reference point is at the firstpotential. For example, the condition (βf+βb=M) in which T3 can becontrolled by the clock signal common to the forward shift and thebackward shift is not satisfied, a circuit structure can be adoptedwhich changes the control signal applied to the gate of T3 between theforward shift and the backward shift, and this is also one modifiedexample of the unit register circuit.

Incidentally, in the above embodiment, although the example of using then-channel transistor as the transistor constituting the bidirectionalshift register 30 is described, the transistor may be a p-channeltransistor. Besides, the transistor may be a TFT or a MOSFET. Asemiconductor layer constituting the transistor may be basically singlecrystalline silicon, amorphous silicon (a-Si) or polycrystalline silicon(poly-Si), or may be oxide semiconductor such as IGZO (indium galliumzinc oxide).

Embodiment 2

Hereinafter, the same component as that of embodiment 1 is denoted bythe same reference numeral, and the explanation already made on thecomponent is used in order to simplify the explanation.

FIG. 12A to FIG. 12E are circuit views each showing a unit registercircuit 38 (on the side of a gate line drive circuit 14R) of abidirectional shift register 30 of embodiment 2. FIG. 12A shows a unitregister circuit 38 of a first stage, FIG. 12B shows a unit registercircuit 38 of a third stage, FIG. 12C shows a unit register circuit 38of an n-th stage (equal to FIG. 3), FIG. 12D shows a unit registercircuit 38 of an (n+2)-th stage, and FIG. 12E shows a unit registercircuit 38 of an (n+4)-th stage. As shown in FIG. 2, among these, thefirst stage and the third stage are the top dummy stages, the n-th stageis the last stage of the main stages, and the (n+2)-th and the (n+4)-thstages are the rear dummy stages.

The unit register circuit 38 of embodiment 2 is different from the unitregister circuit 38 of embodiment 1 in that T1F and T7F of the firststage as the top dummy stage, T9B of the first and the third stage, T1Band T7B of the (n+4)-th stage as the rear dummy stage, and T9F of the(n+2)-th and the (n+4)-th stage as the rear dummy stage respectivelyhave double-gate structures.

In the case where the backward direction trigger signal VSTB is fixed tothe L level in the forward shift repetition operation (see FIG. 13), ifthe double gate structure including T1B′ and T1B″ is adopted instead ofT1B of the (n+4)-th stage, a potential at a node N3B to connect thesource of T1B′ and the drain of T1B″ always becomes the L level.Accordingly, even if the threshold voltage of T1B″ shifts in thenegative direction, the threshold voltage of T1B′ can be regarded as notshifting. By this, leakage of current through T1B′ and T1B″ can besuppressed. On the other hand, in the case where the forward directiontrigger signal VSTF is fixed to the L level in the backward shiftrepetition operation (see FIG. 14), if the double gate structureincluding T1F′ and T1F″ is adopted instead of T1F of the first stage, apotential at a node N3F to connect the source of T1F′ and the drain ofT1F″ always becomes the L level. Accordingly, even if the thresholdvoltage of T1F″ shifts in the negative direction, the threshold voltageof T1F′ can be regarded as not shifting. By this, leakage of currentthrough T1F′ and T1F″ can be suppressed. The reason why T7F of the firststage, T9B of the first and the third stage, T7B of the (n+4)-th stage,and T9F of the (n+2)-th and the (n+4)-th stage are respectively made tohave the double gate structure is the same.

FIG. 15A is a view showing a modified example of a structure A1 shown inFIG. 12A (first stage). FIG. 15A shows a structure in which T1F′ andT1F″ are series connected. Specifically, the source of T1F′ and thedrain of T1F″ are connected at a node N3F, a reference point N1 isconnected to the source of T1F″, a forward direction trigger signal VSTFis inputted to the gate and the drain of T1F′, and an auxiliary triggersignal VSTF' is inputted to the gate of T1F″. The auxiliary triggersignal VSTF' not only rises to the H level at the time of start of theforward shift (similarly to the forward direction trigger signal VSTF),but also rises to the H level at the time of the backward shiftoperation at a predetermined timing (for example, a timing immediatelyafter the first stage generates the output pulse). Thus, if the doublegate structure A1 shown in FIG. 12A is replaced by the structure shownin FIG. 15A, even when the forward direction trigger signal VSTF isfixed to the L level in the backward shift repetition operation, thethreshold voltage of T1F″ shifts in the positive direction at the timingwhen the auxiliary trigger signal VSTF' rises to the H level.Accordingly, leakage of current through the series-connected T1F′ andT1F″ can be suppressed.

FIG. 15B is a view showing a modified example of a structure A9 shown inFIG. 12A (first stage) and FIG. 12B (third stage). FIG. 15B shows astructure in which T9B′ and T9B″ are series connected. Specifically, thesource of T9B′ and the drain of T9B″ are connected to each other at anode N4B, a reference point N1 is connected to the drain of T9B′, apower source VGPL is connected to the source of T9B″, an auxiliarytrigger signal VSTB' is inputted to the gate of T9B′, and a backwarddirection trigger signal VSTB is inputted to the gate of T9B″. Theauxiliary trigger signal VSTB' not only rises to the H level at the timeof start of the backward shift (similarly to the backward directiontrigger signal VSTB), but also rises to the H level at the time of theforward direction shift at a predetermined timing (for example, a timingimmediately after the (n+4)-th stage generates the output pulse). Thus,if the double gate structure A9 shown in FIG. 12A and FIG. 12B isreplaced by the structure shown in FIG. 15B, even when the backwarddirection trigger signal VSTB is fixed to the L level in the forwardshift repetition operation, the threshold voltage of T9B′ shifts in thepositive direction at the timing when the auxiliary trigger signal VSTB'rises to the H level. Accordingly, leakage of current through theseries-connected T9B′ and T9B″ can be suppressed.

FIG. 15C is a view showing a modified example of a structure B1 shown inFIG. 12E ((n+4)-th stage). FIG. 15C shows a structure in which T1B′ andT1B″ are series connected. Specifically, the source of T1B′ and thedrain of T1B″ are connected to each other at a node N3B, a referencepoint N1 is connected to the source of T1B″, a backward directiontrigger signal VSTB is inputted to the gate and the drain of T1B′, andan auxiliary trigger signal VSTB′ is inputted to the gate of T1B″. Theauxiliary trigger signal VSTB′ not only rises to the H level at the timeof start of the backward shift (similarly to the backward directiontrigger signal VSTB), but also rises to the H level at the time of theforward direction shift at a predetermined timing (for example, a timingimmediately after the (n+4)-th stage generates the output pulse). Thus,if the double gate structure B1 shown in FIG. 12E is replaced by thestructure shown in FIG. 15C, even when the backward direction triggersignal VSTB is fixed to the L level in the forward shift repetitionoperation, the threshold voltage of T1B″ shifts in the positivedirection at the timing when the auxiliary trigger signal VSTB′ rises tothe H level. Accordingly, leakage of current through theseries-connected T1B′ and T1B″ can be suppressed.

FIG. 15D is a view showing a modified example of a structure B9 shown inFIG. 12D ((n+2)-th stage) and FIG. 12E ((n+4)-th stage). FIG. 15D showsa structure in which T9F′ and T9F″ are series connected. Specifically,the source of T9F′ and the drain of T9F″ are connected to each other ata node N4F, a reference point N1 is connected to the drain of T9F′, apower source VGPL is connected to the source of T9F″, an auxiliarytrigger signal VSTF' is inputted to the gate of T9F′, and a forwarddirection trigger signal VSTF is inputted to the gate of T9F″. Theauxiliary trigger signal VSTF′ not only rises to the H level at the timeof start of the forward shift (similarly to the forward directiontrigger signal VSTF), but also rises to the H level at the time of thebackward shift operation at a predetermined timing (for example, atiming immediately after the first stage generates the output pulse).Thus, if the double gate structure B9 shown in FIG. 12D and FIG. 12E isreplaced by the structure shown in FIG. 15D, even when the forwarddirection trigger signal VSTF is fixed to the L level in the backwardshift repetition operation, the threshold voltage of T9F′ shifts in thepositive direction at the timing when the auxiliary trigger signal VSTF'rises to the H level. Accordingly, leakage of current through theseries-connected T9F′ and T9F″ can be suppressed.

FIG. 16A is a view showing a modified example of the structure shown inFIG. 15A. FIG. 16A shows a structure in which a node N3F is connected toa power source VGPL through a transistor TN3F. The drain of TN3F isconnected to the node N3F, the source thereof is connected to the powersource VGPL, an output signal G5 of the fifth stage is inputted to thegate, and TN3F is turned on in response to the pulse outputted from thefifth stage and reduces the potential at the node N3F to the L level.Thus, if the double gate structure A1 shown in FIG. 12A is replaced bythe structure shown in FIG. 16A, leakage of current through theseries-connected T1F′ and T1F″ can be more certainly suppressed.

FIG. 16B is a view showing a modified example of the structure shown inFIG. 15B. FIG. 16B shows a structure in which a node N4B is connected toa power source VGPL through a transistor TN4B. The drain of TN4B isconnected to the node N4B, the source thereof is connected the powersource VGPL, an output signal G5 of the fifth stage is inputted to thegate, and TN4B is turned on in response to the pulse outputted from thefifth stage and reduces the potential at the node N4B to the L level.Thus, if the double gate structure A9 shown in FIG. 12A and FIG. 12B isreplaced by the structure shown in FIG. 16B, leakage of current throughthe series-connected T9B′ and T9B″ can be more certainly suppressed.

FIG. 16C is a view showing a modified example of the structure shown inFIG. 15C. FIG. 16C shows a structure in which a node N3B is connected toa power source VGPL through a transistor TN3B. The drain of TN3B isconnected to the node N3B, the source thereof is connected to the powersource VGPL, an output signal G(n) of the n-th stage is inputted to thegate, and TN3B is turned on in response to the pulse outputted from then-th stage and reduces the potential at the node N3B to the L level.Thus, if the double gate structure B1 shown in FIG. 12E is replaced bythe structure shown in FIG. 16C, leakage of current through theseries-connected T1B′ and T1B″ can be more certainly suppressed.

FIG. 16D is a view showing a modified example of the structure shown inFIG. 15D. FIG. 16D shows a structure in which a node N4F is connected toa power source VGPL through a transistor TN4F. The drain of TN4F isconnected to the node N4F, the source thereof is connected to the powersource VGPL, an output signal G(n) of the n-th stage is inputted to thegate, and TN4F is turned on in response to the pulse outputted from then-th stage and reduces the potential at the node N4F to the L level.Thus, if the double gate structure B9 shown in FIG. 12D and FIG. 12E isreplaced by the structure shown in FIG. 16D, leakage of current throughthe series-connected T9F′ and T9F″ can be more certainly suppressed.

Incidentally, the double gate structures and the modified examplesthereof as described above are effective not only in the case where theforward direction trigger signal VSTF and the backward direction triggersignal VSTB are fixed to the L level, but also in the case where theforward direction trigger signal VSTF and the backward direction VSTBare changed to the H level in the vertical blanking interval as inembodiment 1 (see FIG. 6 to FIG. 11). Besides, the transistors TN3F,TN3B, TN4F and TN4B can be replaced by switch elements which are turnedon in response to the pulse or the clock pulse outputted from anotherstage. Besides, a modified example similar to the above can be appliedalso to T7F of FIG. 12A (first stage) and T7B of FIG. 12E ((n+4)-thstage).

In the above, the structure of the gate line drive circuit 14 isdescribed while the right gate line drive circuit 14R to drive the gatesignal lines 20 of odd rows is used as an example. The structure of theleft gate line drive circuit 14L to drive the gate signal lines 20 ofeven rows is the same as that on the right side.

Incidentally, various modifications of the structure described inembodiment 1 can be adopted also in the bidirectional shift register ofthe embodiment.

While there have been described what are at present considered to becertain embodiments of the invention, it will be understood that variousmodifications may be made thereto, and it is intended that the appendedclaims coverall such modifications as fall within the true spirit andscope of the invention.

1. A bidirectional shift register comprising: a shift register part thatincludes N (N is an integer of 6 or more) cascade-connected unitregister circuits and outputs an output pulse G(k) of a k-th unitregister circuit (k for all integers of 1≦k≦N) in a shift sequence ofone of a forward direction and a backward direction; a clock signalgeneration part that supplies M-phase (M is an integer of 3 or more)clock pulses to the respective unit register circuits of the shiftregister part sequentially in the forward direction at a time of aforward shift operation of the shift register part or sequentially inthe backward direction at a time of a backward shift operation; and atrigger signal generation part that generates a forward directiontrigger signal at a time of start of the forward shift and in a verticalblanking interval of the backward shift, and generates a backwarddirection trigger signal at a time of start of the backward shift and ina vertical blanking interval of the forward shift, wherein the k-th unitregister circuit includes a forward direction set terminal, a backwarddirection set terminal, a forward direction reset terminal, a backwarddirection reset terminal, a set circuit to set a potential at areference point to a first potential when a set signal is inputted toone of the set terminals, a reset circuit to set the potential at thereference point to a second potential when a reset signal is inputted toone of the reset terminals, and an output circuit to output the outputpulse G(k) in synchronization with the inputted clock pulse in a statewhere the reference point is at the first potential, when αf, αb, βf andβb are natural numbers, and αf<βb<M and αb<βf<M are established, in theset circuit of the k-th unit register circuit, an output pulse G(k−αf)(k>αf) or the forward direction trigger signal (k≦αf) is inputted as theset signal to the forward direction set terminal, while an output pulseG(k+αb) (k≦N−αb) or the backward direction trigger signal (k>N−αb) isinputted as the set signal to the backward direction set terminal, inthe reset circuit of the k-th unit register circuit, an output pulseG(k+βf) (k≦Nβf) or the forward direction trigger signal (k>N−βf) isinputted as the reset signal to the forward direction reset terminal,while an output pulse G(k−βb) (k>βb) or the backward direction triggersignal (k≦βb) is inputted as the reset signal to the backward directionreset terminal.
 2. The bidirectional shift register according to claim1, wherein the trigger signal generation part generates the backwarddirection trigger signal in a period of βf-phase clocks immediatelyafter the output pulse G(N) is outputted at the time of the forwardshift operation, and generates the forward direction trigger signal in aperiod of βb-phase clocks immediately after the output pulse G(1) isoutputted at the time of the backward shift operation.
 3. Thebidirectional shift register according to claim 1, wherein the triggersignal generation part generates the backward direction trigger signalin a period of αf-phase clocks immediately before the output pulse G(N)is outputted at the time of the forward shift operation, and generatesthe forward direction trigger signal in a period of αb-phase clocksimmediately before the output pulse G(1) is outputted at the time of thebackward shift operation.
 4. The bidirectional shift register accordingto claim 1, wherein a potential of the forward direction trigger signaland a potential of the backward direction trigger signal are higher thana potential of the clock pulse.
 5. The bidirectional shift registeraccording to claim 1, wherein the set circuit of the k-th unit registercircuit includes a first forward direction switch that is turned on whenthe set signal is inputted to the forward direction set terminal andsets the potential at the reference point to the first potential, and afirst backward direction switch that is turned on when the set signal isinputted to the backward direction set terminal and sets the potentialat the reference point to the first potential, and the reset circuit ofthe k-th unit register circuit includes a second forward directionswitch that is turned on when the reset signal is inputted to theforward direction reset terminal and sets the potential at the referencepoint to the second potential, and a second backward direction switchthat is turned on when the reset signal is inputted to the backwarddirection reset terminal and sets the potential at the reference pointto the second potential.
 6. The bidirectional shift register accordingto claim 5, wherein the first forward direction switch included in theset circuit of the first unit register circuit to the αf-th unitregister circuit is a double-gate structure transistor in which a gateterminal is connected to the forward direction set terminal, the secondbackward direction switch included in the reset circuit of the firstunit register circuit to the βb-th unit register circuit is adouble-gate structure transistor in which a gate terminal is connectedto the backward direction reset terminal, the first backward directionswitch included in the set circuit of the (N−αb+1)-th unit registercircuit to the N-th unit register circuit is a double-gate structuretransistor in which a gate terminal is connected to the backwarddirection set terminal, and the second forward direction switch includedin the reset circuit of the (N−βf+1)-th unit register circuit to theN-th unit register circuit is a double-gate structure transistor inwhich a gate terminal is connected to the forward direction resetterminal.
 7. The bidirectional shift register according to claim 5,wherein the trigger signal generation part generates a forward directionauxiliary trigger signal at the time of start of the forward shift and apredetermined timing at the time of the backward shift operation, andgenerates a backward auxiliary trigger signal at the time of start ofthe backward shift and a predetermined timing at the time of the forwardshift operation, the first forward direction switch included in the setcircuit of the first unit register circuit to the αf-th unit registercircuit includes a first forward direction set transistor in which agate terminal and a drain terminal are connected to the forwarddirection set terminal, and a second forward direction set transistor inwhich the forward direction auxiliary trigger signal is inputted to agate terminal, a drain terminal is connected to a source terminal of thefirst forward direction set transistor, and a source terminal isconnected to the reference point, the second backward direction switchincluded in the reset circuit of the first unit register circuit to theβb-th unit register circuit includes a first backward direction resettransistor in which the backward direction auxiliary trigger signal isinputted to a gate terminal, and a drain terminal is connected to thereference point, and a second backward direction reset transistor inwhich a gate terminal is connected to the backward direction resetterminal, a drain terminal is connected to a source terminal of thefirst backward direction reset transistor, and a source terminal isconnected to a power source of the second potential, the first backwarddirection switch included in the set circuit of the (N−αb+1)-th unitregister circuit to the N-th unit register circuit includes a firstbackward direction set transistor in which a gate terminal and a drainterminal are connected to the backward direction set terminal, and asecond backward direction set transistor in which the backward directionauxiliary trigger signal is inputted to a gate terminal, a drainterminal is connected to a source terminal of the first backwarddirection set transistor, and a source terminal is connected to thereference point, and the second forward direction switch included in thereset circuit of the (N−βf+1)-th unit register circuit to the N-th unitregister circuit includes a first forward direction reset transistor inwhich the forward direction auxiliary trigger signal is inputted to agate terminal, and a drain terminal is connected to the reference point,and a second forward direction reset transistor in which a gate terminalis connected to the forward direction reset terminal, a drain terminalis connected to a source terminal of the first forward direction resettransistor, and a source terminal is connected to the power source ofthe second potential.
 8. The bidirectional shift register according toclaim 7, wherein the first forward direction switch included in the setcircuit of the first unit register circuit to the αf-th unit registercircuit further includes a switch to set a potential at a node, at whichthe source terminal of the first forward direction set transistor andthe drain terminal of the second forward direction set transistor areconnected, to the second potential in response to an output pulse ofanother unit register circuit, the second backward direction switchincluded in the reset circuit of the first unit register circuit to theβb-th unit register circuit further includes a switch to set a potentialat a node, at which the source terminal of the first backward directionreset transistor and the drain terminal of the second backward directionreset transistor are connected, to the second potential in response toan output pulse of another unit register circuit, the first backwarddirection switch included in the (N−αb+1)-th unit register circuit tothe N-th unit register circuit further includes a switch to set apotential at a node, at which the source terminal of the first backwarddirection set transistor and the drain terminal of the second backwarddirection set transistor are connected, to the second potential inresponse to an output pulse of another unit register circuit, and thesecond forward direction switch included in the reset circuit of the(N−βf+1)-th unit register circuit to the N-th unit register circuitfurther includes a switch to set a potential at a node, at which thesource terminal of the first forward direction reset transistor and thedrain terminal of the second forward direction reset transistor areconnected, to the second potential in response to an output pulse ofanother unit register circuit.
 9. An image display device comprising: aplurality of pixel circuits arranged in a matrix form correspondingly toa plurality of scanning lines; a plurality of gate signal lines that areprovided for the respective scanning lines and supply gate signals tocontrol writing of video data to the pixel circuits; and a gate signalline drive circuit that uses the bidirectional shift register accordingto any one of claims 1 to 8, and generates the gate signal to each ofthe plurality of gate signal lines based on the output pulse outputtedfrom a unit register circuit correlated with the gate signal line amongthe plurality of unit register circuits of the shift register part.